Abstract -In this paper, a novel design approach is proposed for on-chip bandpass filter (BPF) design with improved passband flatness and stopband suppression. The proposed approach simply uses a combination of meander-line structures with metal-insulator-metal (MIM) capacitors. To demonstrate the insight of this approach, a simplified equivalent LC-circuit model is used for theoretical analysis. Using the analyzed results as a guideline along with a full-wave electromagnetic (EM) simulator, two BPFs are designed and implemented in a standard 0.13-µm (Bi)-CMOS technology. The measured results show that good agreements between EM simulated and measured results are achieved. For the first BPF, the return loss is better than 10 dB from 13.5 to 32 GHz, which indicates a fractional bandwidth (FBW) of more than 78%. In addition, the minimum insertion loss of 2.3 dB is achieved within the frequency range from 17 to 27 GHz and the in-band magnitude ripple is less than 0.1 dB. The chip size of this design, excluding the pads, is 0.148 mm 2 . To demonstrate a miniaturized design, a second design example is given. The return loss is better than 10 dB from 17.3 to 35.9 GHz, which indicates an FBW of more than 70%. In addition, the minimum insertion loss of 2.6 dB is achieved within the frequency range from 21.4 to 27.7 GHz and the in-band magnitude ripple is less than 0.1 dB. The chip size of the second design, excluding the pads, is only 0.066 mm 2 .
change the way how our daily lives are managed. One major challenge for enabling "Big Data" is how to move the enormous amount of data in and out of the data center. To tackle this challenge, one of the cost-effective ways is to utilize highspeed wireless links, which requires not only sophisticated modulation scheme, such as 256 QAM but also very broad radio spectrum. For this reason, the frequency bands at quasimillimeter-wave (quasi-mm-Wave) and mm-Wave region have been widely used to support the required high-speed data transfer. Among different transceiver architectures, frequencyinterleaved (also known as frequency-multiplexed) structure has been presented in the literature, as an alternative to timeinterleaving, to support on-chip solutions of next-generation high-speed wireless and photonic applications [1] . Among different building blocks in such a system, bandpass filter (BPF) is perhaps the most indispensable component, which is used to not only pass wanted signals with minimum insertion loss across ultrawideband but also reject unwanted interference at stopband. Although the recent advance in on-chip BPF design for quasi-mm-Wave and mm-Wave applications has resulted in several breakthroughs [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] , novel design methodologies are still required to further enhance performance. The conventional design approach based on lumped elements is well suitable for miniaturized design but it may not be feasible for filter design operating at quasi-mm-Wave and mm-Wave frequencies due to layout-constraint design [2] , [3] . In contrast, the distributed-element-based approach is widely used for filter design operating at this frequency region, but it often results in a relatively large die area [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] . Even though the physical dimensions of a transmission line are inherently reduced with increased operation frequency, it is still relatively large at quasi-mm-Wave region.
In this paper, a novel quasi-lumped-element-based design approach is proposed. Using this design approach, two ultrabroadband on-chip BPFs are designed and implemented in a standard 0.13-μm (Bi)-CMOS technology. Based on the measured results, the first designed BPF has achieved a remarkable performance, including a broad fractional bandwidth (FBW) of 78% and minimum insertion loss of 2.3 dB. The chip size for this design, excluding the pads, is only 0.148 mm 2 (0.37×0.4 mm 2 ). To further reduce the physical dimensions of the BPF without significantly deteriorating other performance, the second design is presented using vertically folded metal strips. The measured results have shown that the return loss of the second design is better than 10 dB from 17.3 to 35.9 GHz, Fig. 1 . Indication of the generic idea used for BPF design in this paper. which indicates an FBW of more than 70%. In addition, the minimum insertion loss of 2.6 dB is achieved within the frequency range from 21.4 to 27.7 GHz and the in-band magnitude ripple is less than 0.1 dB.
II. ANALYSIS AND SYNTHESIS OF BROADBAND BPFS
The generic idea of the presented design approach is shown in Fig. 1 . As illustrated, a BPF can be constructed by loading two shunt stubs (also known as notches). The stubs are used to form the low-and high-frequency stopbands, while the frequency between these two notches can be used as passband. Carefully selecting the locations of two notches, it is feasible to build a BPF with broad passband and sharp cutoff selectivity.
A. Lumped-Element Equivalent-Circuit Model and Analysis of BPF Designs
To apply the above-mentioned idea for BPF design in practice, a simplified lumped-element model is presented in Fig. 2 , which can be used to guide the design. As can be seen, the circuit model consists of the lumped elements, namely, L 1 , L 2 , L 3 , and C 1 , C 2 , C 3 , while L 1 , L 2 and C 1 , C 2 are used to generate the required notch frequencies. The element L 3 is used to model the interconnection between the pair of the notch filter, while C 3 is used to form a capacitive feeding of the BPF so that low-frequency components can be blocked. It is obvious that due to the LC-series circuit of L 1 , C 1 and L 2 , C 2 , resonances at certain frequencies will happen under the conditions of
Equation (1) indicates that the resonance will stop the signals from traveling, which lead to transmission zeros (TZs) as indicated in Fig. 1 . The positions of two TZs are found to be located at
It is clearly seen from (2) that the presented circuit model can produce two TZs. In addition, (2) also indicates that the two TZs can be adjusted independently, which brings another degree of design flexibility in practice.
To design a filter, one needs to know two things: 1) the positions of resonant poles (also refer to resonant modes) and TZs and 2) the FBW and the in-band ripple level. Since the circuit is fully symmetrical, it is possible to describe its transmission characteristics by adopting the even-and oddmode analysis methods. The even-and odd-mode equivalent circuits are shown in Fig. 3(a) and (b), respectively.
For the even mode, the symmetric plane in the middle is considered as a perfect magnetic wall, while for the odd mode, the middle plane is treated as a perfect electrical wall (virtual ground). The circuit can be modeled as a reciprocal two-port network by its admittance matrix [Y ] , which can be written as [18] [Y ] =
where Y even and Y odd represent the even-and odd-mode input admittances
When Y even = 0, two even-mode resonant modes can be calculated as [19] f 1 = 1 2π
, and f
Similarly, when Y odd = 0, two odd-mode resonant modes can be found at
, and f where
The locations of the three resonant modes derived from (6) and (7) are plotted as a function of the inductance value of L 3 , which is shown in Fig. 4 . As can be seen, the resonant pole f 2 is more sensitive to the variation of the inductance of L 3 than the others. On the other hand, the resonant pole f 1 is independent to this variation. Thus, by carefully selecting the value for L 3 , the bandwidth of the filter can be adjusted accordingly based on different design specifications. It is noted that the other resonant pole f 2 is not used to construct the passband of the BPF in this case, which is placed at the low-frequency stopband. As indicated in Fig. 4 and will be shown in the later sections, this additional resonant pole can be placed very close to the low-frequency TZ, f TZ1 . As a result, the unwanted low-frequency spur will be suppressed by f T Z1 . This is particularly true, while all inductors are replaced by lossy metal strips in silicon technology.
B. Synthesis of BPF Characteristics
On the other hand, the characteristics of the BPF can be synthesized using the admittance matrix [Y] . It is apparent that the proposed filter is a dual-mode BPF, which is constructed by two modes ω 1 and ω 2 . The coupling coefficient k between ω 1 and ω 2 can be expressed by
where k is the coupling coefficient, b is the slope parameter of the filter, ω 0 is the center frequency of the passband, which should be predetermined by
In this case, the value of b is fixed, andk varies against frequency. For a dual-mode filter, the external quality factor is related to the FBW and the in-band ripple level. The external quality factor can be expressed as
where g 0 and g 1 refer to the basic element value of a conventional two-stage low-pass filter prototype; J 01 is the value of the admittance inverter at the input-output port. The FBW can be calculated using FBW = / f o , where is the actual bandwidth of the BPF. When J 01 is determined, the cascaded capacitor C 3 at the input-output port can be calculated as
It is clearly seen that apart from resonant poles and TZs, the BPF characteristics, such as in-band ripple level, bandwidth, external quality factor, and coupling coefficient, are also largely related to the design parameters L 1 , L 2 , L 3 , and C 1 , C 2 , C 3 . When the low-pass filter prototype is chosen, the admittance inverter at the input-output port J 01 can be calculated using the slope parameter b, and then Q ex , FBW, and C 3 can be obtained using (13)- (15) . Therefore, it is possible to design BPF with flexible and width bandwidth, sharp passband selectivity, and in-band characteristics.
Based on the synthesis of BPF characteristics mentioned above, wide operating bandwidth can be achieved by selecting a relatively lower Q ex and thus larger value of J 01 . In this case, the slope parameter of the filter b should be larger as well, which can be obtained from the derivative of Y 11 . As a design example, two BPFs with different FBWs are designed, whose S-parameters are shown in Fig. 5 . The target FBW of two BPFs are 50% and 110%, respectively, and the in-band ripple level is 0.043 dB (return loss = −20 dB). In this case, the basic element values for Chebyshev low-pass filter prototype g 0 and g 1 are 1.0 and 0.2. Using (11) and 50% FBW (from 19 to 31 GHz) at developed. Both two designs have the same return-loss level at −20 dB, and two TZs located at two edges, which sharp the selectivity of the passband. It is noted that due to the low value of Q ex , the extra resonant pole ω 2 is relatively low (smaller than −20 dB), which is not considered as a harmonic mode and thus will not affect the performance of two filters.
III. IMPLEMENTATION OF BROADBAND BPFS USING SI-BASED TECHNOLOGY A. Design Flow for BPFs
In this paper, broadband BPFs are targeted to be realized using Si-based technology with constant passband and multiple TZs. Before implementing the design in EM environment, a design flow is given in this section in order to verify the presented simplified circuit model in the previous section is correct and useful to guide the design and implementation of BPFs. There are five steps to complete the design, which are summarized in Fig. 6 .
In
Step 1, the values of capacitance and inductances of the lumped components need to be determined using the presented simplified equivalent circuit model in Fig. 2 . For a design with specified filtering characteristics, such as FBW, in-band ripple level, and TZs, values of lumped components should be chosen properly. It is noted that there may be more than one optimized solution for the selection of values, which is indicated in the previously provided theoretical analysis. Thus, multiple design iterations might be required to obtain the optimized results in practice. Understanding of the principle behind the presented structure could help to optimize the design efficiently.
Once the values of all lumped components are initialized, in Step 2, the length and width of each metal line representing the inductance in Fig. 2 can be approximately estimated using the following equation:
where h is the distance from the edge of the wire to the ground ring, w and t are the width and thickness of the metal strip. As far as design miniaturization is concerned, the most critical part to be designed is the low-frequency TZ. Using a combination of small inductance and large capacitance is desirable, as the large capacitance can be implemented by metal-insulator-metal (MIM) technology. In
Step 3, the preselected inductors can be folded accordingly based on a given die area. It is noted that although both spiral and meander line structures can be used to implement folded inductors; the meander line structure is preferred due to a higher self-resource frequency. This is particularly true as a relatively large inductance value needs to be implemented for the realization of the low-frequency TZ.
In Step 4, based on the determined folding pattern for inductors as well as the preselected capacitance values, the overall performance of the BPF can be further optimized. As a rule of thumb, once the length of metal strip is fixed, changing the width of metal strip has an impact on the value of inductance. Increasing the width of a metal strip results in a reduced inductance. Changing the values of inductances can be used as a coarse tuning, while for a fine-tuning the values of capacitance can be varied.
After the optimization is completed, the designed performance will be compared with the design specifications. If the design specifications are not satisfied, then another design iteration will be required to start from Step 3 again. This optimization process only involves fine-tuning of the length and width of the metal lines and capacitance values in EM environment, which will be discussed in the following sections. Once all required design specifications are obtained, the design will end and be ready for fabrication.
B. Implementation of the First BPF
Using the presented design flow mentioned above, a BPF is designed and implemented in a standard 0.13-μm (Bi)-CMOS technology in this section. The top view of BPF and the metal stack-up used for implementation is shown in Fig. 7 . As illustrated, the metal stack-up provides seven metal layers with aluminum as the thick top two metal layers. The additional MIM layer is placed between TM1 and M5. In addition, the height of the silicon substrate is 200 μm. The dielectric constant of SiO 2 is 4.1 and the loss tangent is 0.01.
Moreover, four meander lines are used in the design to form the required inductance values, while additional six MIM capacitors are used for fine-tuning of the frequency responses. The top two and bottom two meander lines are used to represent the inductance L 2 and L 1 shown in Fig. 2 , respectively. To implement the required inductance values, the initial ratio for the number of fingers used for top and bottom meander lines is set to be 2. Using (16), the inductance values can be further optimized. To achieve a relatively large inductance, not only using several metal fingers is required but also needs to have a minimized metal width, which is indicated from (16) . In contrast, a relatively small inductance can be implemented using a wider metal strip. Using the above-mentioned analysis along with a full-wave EM simulator, the BPF shown in Fig. 7 is designed and implemented. The frequency responses of the BPF with different capacitance values for C 1 are given in Fig. 8 . As can be seen, the high-frequency TZ of the filter is shifted to a lower frequency, while a larger capacitance value is used. The impact on frequency responses using different capacitance values for C 2 and C 3 is also investigated. The results are given in Figs. 9 and 10, respectively. It is noted that the inductance values can also be used for fine-tuning, but it might significantly change the die area. Therefore, it is desirable to fix the values of inductance based on a given area 
C. Implementation of the Second BPF
Although excellent frequency responses of the first BPF have been achieved, it is desirable to further reduce the physical dimensions of the BPF from an on-chip implementation point of view. For this reason, a miniaturized design example is given in this section, in which the metal strips are folded vertically to reduce die area. The top-view, as well as the 3-D view of the second design, is shown in Fig. 11 .
As shown, unlike the first design that is a planar structure, this design utilizes a lower metal layer, namely, TM1, to obtain the required inductance values without increasing area. The folded metal strips in TM1 are connected with the top metal layer TM2 through VIAs. The frequency responses of the second BPF with different capacitance values for C 1 are given in Fig. 12 . As can be seen, the high-frequency TZ of this filter is shifted to a lower frequency, while a larger capacitance value is used. This is very well matched with the simulation results presented in Fig. 8 . The impact on frequency responses using different capacitance values for C 2 and C 3 is also investigated. The results are given in Figs. 13 and 14 , respectively. Both are shown reasonable agreement with the ones presented in Figs. 9 and 10 , respectively, which once again indicates that the previously presented analysis is correct and useful for assisting BPF design.
IV. EXPERIMENT AND MEASUREMENT RESULTS
Two BPF prototypes are fabricated in a standard 0.13-μm (Bi)-CMOS technology. Excluding the pads, the chip sizes of the first design are only 0.37 × 0.4 mm 2 , while the second design is even smaller, 0.26×0.4 mm 2 . Using a vector network analyzer, N5245A PNA-X, from Keysight, the S-parameters of the BPFs are measured up to 50 GHz via on-wafer G-S-G probing. Measurements were made by using conventional short-load-open-thru on-wafer calibration to move the reference planes from the connectors of the equipment to the tips of the RF probes. Both the EM simulated and measured S 21 and S 11 of the first BPF are plotted in Fig. 15 . As illustrated, the return loss is better than 10 dB from 13.5 to 32 GHz, which indicates an FBW of more than 78%. In addition, the minimum insertion loss of 2.3 dB is achieved within the frequency range from 17 to 27 GHz and the in-band magnitude ripple is less than 0.1 dB. Thus, a reasonable agreement between the EM simulation and measurements on the first BPF is obtained. The discrepancy between the EM simulated results and measured data in the passband is mainly because the G-S-G probing pads were not involved in EM simulation. For the second design, the physical dimensions of the filter are dramatically reduced by vertically folding metal strips using a lower metal layer. Both the EM simulated and measured results are presented in Fig. 16 . As illustrated, the return loss is better than 10 dB from 17.3 to 35.9 GHz, which indicates an FBW of more than 70%. In addition, the minimum insertion loss of 2.6 dB is achieved within the frequency range from 21.4 to 27.7 GHz and the in-band magnitude ripple is less than 0.1 dB.
For comparison purpose, the performance of the designed BPFs is summarized in Table I , where the performance of the other state-of-the-art designs is also given. Since different BPFs are designed for different specifications, it is difficult to provide an apple-to-apple comparison. However, based on the summarized results, the presented BPFs are perhaps the only solution that can be found in the literature to provide FBW of more than 70% with good stopband suppression and passband flatness at mm-Wave region.
V. CONCLUSION
In this paper, a methodology that can be used for on-chip BPF design with ultrabroadband is presented. To show the principle of this method, a simplified LC-equivalent circuit model is given and used for analysis. Using the result as a design guideline, the performance of BPF can be further optimized using a full-wave EM simulator. Finally, two BPFs are implemented and fabricated in a standard 0.13-μm (Bi)-CMOS technology. Reasonable agreements between the EM simulated and measured results are obtained. The measured results of the first design show that the return loss is better than 10 dB from 13.5 to 32 GHz, which indicates an FBW of more than 78%. In addition, the minimum insertion loss of 2.3 dB is achieved within the frequency range from 17 to 27 GHz and the in-band magnitude ripple is less than 0.1 dB. The chip size, excluding the pads, is only 0.148 mm 2 . To demonstrate the possibility for design miniaturization, the second design is given. Its physical dimensions are dramatically reduced by vertically folding metal strips using a lower metal layer. The return loss is better than 10 dB from 17.3 to 35.9 GHz, which indicates an FBW of more than 70%. In addition, the minimum insertion loss of 2.6 dB is achieved within the frequency range from 21.4 to 27.7 GHz and the in-band magnitude ripple is less than 0.1 dB. The chip size for this design, excluding the pads, is only 0.066 mm 2 (0.164× 0.4 mm 2 ). Based on the achieved results, it can be concluded that the presented quasi-lumped component approach is very well suitable for on-chip ultrabroadband BPF design operating at microwave and mm-Wave region.
